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Abstract—We present the design of an analog circuit which
solves linear programming (LP) problems. In particular, the
steady-state circuit voltages are the components of the LP
optimal solution. The paper shows how to construct the circuit
and provides a proof of equivalence between the circuit and the
LP problem. The proposed method is used to implement a LP-
based Model Predictive Controller by using an analog circuit.
Simulative and experimental results show the effectiveness of
the proposed approach.
I. INTRODUCTION
Analog circuits for solving optimization problems have
been extensively studied in the past [1], [2], [3]. Our
renewed interests stems from Model Predictive Control
(MPC) [4], [5]. In MPC at each sampling time, starting at the
current state, an open-loop optimal control problem is solved
over a finite horizon. The optimal command signal is applied
to the process only during the following sampling interval.
At the next time step a new optimal control problem based
on new measurements of the state is solved over a shifted
horizon. The optimal solution relies on a dynamic model
of the process, respects input and output constraints, and
minimizes a performance index. When the model is linear
and the performance index is based on one-norm or∞-norm,
the resulting optimization problem can be cast as a linear
program (LP), where the state enters the right hand side (rhs)
of the LP constraints.
We present the design of an analog circuit whose steady
state voltages are the LP optimizers. Thevenin Theorem is
used to prove that the proposed design yields a passive
circuit. Passivity and KKT conditions of a tailored Quadratic
Program are used to prove that the analog circuit solves
the associated LP. The proposed analog circuit can be used
to repeatedly solve LPs with varying rhs and therefore is
suited for linear MPC controller implementation. For some
classes of applications the suggested implementation can
be faster, cheaper and consume less power than digital
implementation. A comparison to existing literature reveals
that the proposed circuit is simpler and faster than previously
published designs.
The paper is organized as follows. Existing literature is
discussed in section II. We show how to construct an analog
circuit from a given LP in section III. Section IV proves the
equivalence between the LP and the circuit. Simulative and
experimental results show the effectiveness of the approach
in section V. Concluding remarks are presented in section VI.
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II. PREVIOUS WORKS
A. Optimization problems and electrical networks
Consider the linear programming (LP) problem
min
V=[V1,...,Vn]
cTV (1a)
s.t. AeqV = beq (1b)
AineqV ≤ bineq (1c)
where [V1, . . . , Vn] are the optimization variables, Aineq and
Aeq are matrices, and c, beq and bineq are column vectors.
The monogram by J. Dennis [1] from 1959 presents an
analog electrical network for solving the LP (1). In Dennis’s
work the primal and dual optimization variables are repre-
sented by the circuit currents and voltages, respectively. A
basic version of Dennis’s circuit consists of resistors, current
sources, voltage sources and diodes. In this circuit each entry
of matrices Aineq and Aeq is equal to number of wires that
are connected to a common node. Therefore, this circuit is
limited to problems where the matrices Aineq and Aeq contain
only small integer values. An extended version of the circuit
includes multiport DC-DC transformer and can represent
arbitrary matrices Aineq and Aeq. Current distribution laws in
electrical networks (also known as minimum dissipation of
energy principle or Kirchoff’s laws) are used to prove that the
circuit converges to the solution of the optimization problem.
This work had limited practical impact due to difficulties in
implementing the circuit, and especially in implementing the
multiport DC-DC transformer.
In later work, Chua [6] showed a different and more prac-
tical way to realize the multiport DC-DC transformer using
operational amplifiers. In subsequent works, Chua [3], [7]
and Hopefield [2] proposed circuits to solve non-linear
optimization problem of the form
min
x
f(x)
s.t. gj(x) ≤ 0, j = 1 . . .m (2)
where x ∈ Rn is vector of optimization variables, f(x) is the
cost function and gj(x) are the m constraint functions. The
LP (1) was solved as a special case of problem (2) [3], [2].
The circuits proposed by Chua, Hopefield and coauthors
model the Karush-Kuhn-Tucker (KKT) conditions by rep-
resenting primal variables as capacitor voltages and dual
variables as currents. The dual variables are driven by the
inequality constraint violations using high gain amplifiers.
The circuit is constructed in a way that capacitors are charged
with a current proportional to the gradient of the Lagrangian
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2of problem (2)
∂xi
∂t
= −
∂f(x)
∂xi
+
m∑
j=1
Ij
∂gj(x)
∂xi
 (3)
where ∂xi∂t is the capacitor voltage derivative and Ij is the
current corresponding to the j-th dual variable. The deriva-
tives ∂f∂xi and
∂gj
∂xi
are implemented by using combinations
of analog electrical devices [8]. When the circuit reaches
an equilibrium, the capacitor charge is constant (∂xi∂t = 0)
and equation (3) becomes one of the KKT conditions. The
authors prove that their circuit always reaches an equilibrium
point that satisfies the KKT conditions. This is an elegant
approach since the circuit can be intuitively mapped to the
KKT equations. However, the time required for the capacitors
to reach an equilibrium is non-negligible. This might be the
reason for relatively large settling time reported to be ”tens
of milliseconds” for those circuits in [3].
B. Applying analog circuits to MPC problems
The analog computing era declined before the widespread
use of Model Predictive Control. For this reason, the study of
analog circuits to implement MPC problems has never been
pursued. In [9] fast analog PI controllers are implemented on
an Anadigm’s Field Programmable Analog Array (FPAA)
device [10] for an application involving fast chemical mi-
croreactor. The analog circuit designed in [9] has a computa-
tion time faster than a digital controller implementing the PI
controller. The article briefly proposes to use FPAA for MPC
without specifying details. To the best of authors knowledge,
no further work has been published in this direction.
III. ELECTRIC CIRCUIT FOR SOLVING LINEAR
OPTIMIZATION PROBLEM
Without loss of generality, we assume that Aineq, Aeq and c
have non-negative entries. Any LP may be transformed into
this form by using a three-step procedure. First, defining a
new negative and positive variable for each original variable
V −+V + = 0, second splitting Aineq, Aeq and c into positive
and negative parts (Aineq = A+ineq − A−ineq, Aeq = A+eq − A−eq
and c = c+ − c−), and third replacing AineqV , AeqV
and cTV with A+ineqV
+ − A−ineqV −, A+eqV + − A−eqV − and
c+
T
V + − c−TV −, respectively.
In the beginning of this section we present the basic
building blocks which will be lately used to create a circuit
that solves problem (1). The first basic block enforces
equality constraints of the form (1b). The second building
block enforces inequality constraints of the form (1c). The
last basic block implements the cost function.
A. Equality constraint
Consider the circuit depicted in Fig. 1. In this circuit n
wires are connected to a common node. We call this node
R1
Rk
RN
U
V1
Vk
VN
Iα
Fig. 1: A node with k
connected wires
R1
Rk
RN
U
V1
Vk
VN
I
− 1∑
k
1
Rk
b∑
k
1
Rk
Fig. 2: Equality enforcing circuit.
Consists of n resistors Rk, a nega-
tive resistance and a reference volt-
age.
R1
Rk
RN
U
V1
Vk
VN
I
U ′
− 1∑
k
1
Rk
b∑
k
1
Rk
α β
Fig. 3: Inequality enforcing cir-
cuit.
R1
Rk
RN
U
V1
Vk
VN
Icost
Ucost
α
Fig. 4: Cost circuit
α, its potential is U and the current that exits this node is I .
Kirchhoff’s current law (KCL) implies
n∑
k=1
Ik =
n∑
k=1
Vk − U
Rk
= I, (4)
where Vk is the potential of node k, Rk is the resistance
between node k and the node α. Equation (4) can be written
as an equality constraint on potentials Vk:
n∑
k=1
Vk
Rk
= I + U
n∑
k=1
1
Rk
. (5)
If we can set the right hand side (rhs) of (5) to any desired
value b, then (5) enforces an equality constraint on a linear
combinations of Vk. Therefore every equality constraint (1b)
can be implemented with a circuit which enforces (5) and
implements
U =
b− I∑n
k=1
1
Rk
. (6)
Equation (6) together with (5) yields[
1
R1
. . .
1
Rn
] V1...
Vn
 = b. (7)
and the circuit implementing (7) is shown in Fig. 2.
Remark 1: In the circuit in Fig. 2 the negative resistance
− 1∑
k
1
Rk
can be realized by using operational amplifiers.
B. Inequality constraint
Consider the circuit shown in Fig. 3. Similarly to the
equality constraint circuit, n wires are connected to a com-
mon node α. Its potential is U and the current exiting this
node is I . Kirchhoff’s current law (KCL) implies
n∑
k=1
Ik =
n∑
k=1
Vk − U
Rk
= I. (8)
3An ideal diode connects node α to node β. The potential of
node β is U ′. The diode enforces U ≤ U ′. In Fig. 3, the
voltage U ′ can be computed as follows
U ′ =
b− I∑n
k=1
1
Rk
≥ U. (9)
Equation (8) and U ≤ U ′ yield
n∑
k=1
Vk
Rk
= I + U
n∑
k=1
1
Rk
≤ I + U ′
n∑
k=1
1
Rk
= b. (10)
Which can be compactly rewritten as[
1
R1
. . .
1
Rn
] V1...
Vn
 ≤ b, (11)
with the diode enforcing
I ≥ 0, (12a)
I(U − U ′) = 0. (12b)
By using (9) and rearranging some terms, equation (12b) can
be rewritten as:
I
((
n∑
k=1
1
Rk
)
U − b+ I
)
= 0. (13)
C. Cost function
Consider the circuit in Fig. 4. In this circuit the potential
of node α is equal to Ucost and the current that exits the node
is Icost. From (5) we have
n∑
k=1
Vk
Rk
= Icost + Ucost
n∑
k=1
1
Rk
, J. (14)
where c = [1/R1 . . . 1/Rn] and J is the cost function.
This part of the circuit implements the minimization of the
cost function. When Ucost is set to a low value, the voltages
Vk are driven to a direction which leads the objective function
value J to approach the Ucost value. However, the cost J
is different from Ucost because the current Icost is not zero.
A detailed explanation on this part of the circuit will be
presented later in section IV-C.
D. Connecting the basic circuits
This section presents how to construct the circuit that
solves a general LP. We construct the conductance matrix
G ∈ R(m+1)×n as
G ,
[
cT
A
]
=
 cTAeq
Aineq
 (15)
and denote Gij the i, j element of G. For a given LP (1) the
Rij resistor is defined as
Rij =
1
Gij
, i = 0, . . .m, j = 1, . . . , n (16)
where the first row of G (corresponding to cT ) is indexed by
0.
Ri,j
R0,1
Rm,N
R0,N
Rm,1
U1, I1
Um, Im
V1 VN
Ucost, Icost
Fig. 5: Electric Circuit solving a LP. Vertical wires are
variable nodes with potentials V1 . . . Vn. Black dots repre-
sent resistances that connects vertical and horizontal wires.
Horizontal wires are cost or constraint nodes. Each horizontal
wire is connected to a ground via a negative resistance, a con-
stant voltage source and a diode for inequalities nodes. The
topmost horizontal wire is the cost circuit and is connected
to a constant voltage source.
Consider the circuit shown in Fig. 5. The circuit is
shown using a compact notation where each resistor Rij is
represented by a dot, vertical wires represent variables nodes
with potentials V1 . . . Vn and horizontal wires represent con-
straint nodes. If Gij = 0 then no resistor is present in the
corresponding dot. This circuit is constructed by connecting
the nodes associated with the variables V1 . . . Vn to all three
types of the basic circuits: equality, inequality and cost. We
will refer to such nodes as variable nodes. Each row of the
circuit in Fig. 5 is one of the basic circuits presented in
Sections III-A, III-B and III-C. We claim that, if Ucost is
“small enough”, then the values of the potentials V1 . . . Vn
in this circuit are a solution of (1). This claim is proven in
the next section.
Remark 2: Some of the potentials Vi may be forced ex-
ternally to a desired value. By doing so, the circuit can solve
different optimization problems for varying values of those
potentials. This is equivalent to adding equality constraints
Vi = bi to (1) and modifying the value of the equality
constraint free parameter bi.
Remark 3: The circuit as shown in Fig. 5 contains no
dynamic elements such as capacitor or inductance. Therefore,
the time required to reach steady-state is governed by the
parasitic effects (e.g. wires inductance and capacitance) and
by the properties of the elements used to realize negative
resistance (usually opamp) and diode. Hence, a good elec-
tronic design can achieves solution times in the order of these
parasitic effects. This could lead to time constants as low as
a few nanoseconds.
IV. ANALYSIS OF THE ELECTRIC CIRCUIT PROPERTIES
In this section we show that the circuit in Fig. 5 with
Rij as defined by (16), is a solution of the optimization
problem (1) for a range of Ucost values. First we derive the
steady state equation of the electric circuit and then we show
the equivalence.
4A. Steady state solution
Consider the circuit in Fig. 5. Let U = [U1, . . . , Um]T be
the voltages of the constraint nodes as shown on Fig. 5. By
applying the KCL (Kirchhoff’s current law) to every variable
node with potential V1, . . . , Vn we obtain
G0,j(Ucost − Vj) +
m∑
i=1
Gi,j(Ui − Vj) = 0, j = 1, . . . , n
(17)
which can be rewritten in the matrix form
c1 . cn
A11 . A1N
... · ...
Am1 . AmN

T 
Ucost
U1
...
Um
 =
 (
∑m
i=0Gi,1)V1
...
(
∑m
i=0Gi,n)Vn
 .
(18)
Equation (18) can be compactly rewritten as
cUcost +A
TU = diag(cT + 1TA)V (19)
where 1 is vector of ones and diag(x) is a diagonal matrix
with x on its diagonal.
Next, we apply KCL on all nodes with potentials
[Ucost, U1, . . . , Um] to obtain
n∑
j=1
cj(Ucost − Vj) = Icost (20)
n∑
j=1
Gi,j(Ui − Vj) = Ii, i = 1, . . . ,m (21)
which can be written in matrix form
c1 . cn
A11 . A1N
... · ...
Am1 . AmN

 V1...
Vn
 =

Ucost
∑n
j=1 cj
U1
∑n
j=1A1,j
...
Um
∑n
j=1Am,j
+
[
Icost
I
]
.
(22)
Equation (22) can be compactly rewritten as
cTV = 1T cUcost + Icost (23)
AV = diag
(
1TAT
)
U + I. (24)
The equality voltage regulator law (6) and the inequality
law (9) can be compactly written as
diag
(
1TATeq
)
Ueq = beq − Ieq (25a)
diag
(
1TATineq
)
Uineq ≤ bineq − Iineq. (25b)
By substituting (25) into (24) we obtain
AeqV = beq (26)
AineqV ≤ bineq. (27)
R1
Rk
RN
U
V1
Vk
VN
− 1∑
k
1
Rk
b∑
k
1
Rk
α
Fig. 6: An alternative inequality enforcing node. When diode
is not present, the circuit is an equality enforcing node.
Ri,j
R0,1
Rm,N
R0,N
Rm,1
R1
R2
Ri
Rm
U0
U1
U2
Ui
Um
Fig. 7: N-port resistor network with ports Ui. All Ri,j are
positive resistances, all Rk are negative resistances.
Substitution of (24) for inequalities to the diode con-
straint (13) yields
[AineqV − bineq]i [Iineq]i = 0, ∀i ∈ I (28)
where I is the set of all inequalities constraints.
We collect (19), (23), (24), (26), (27) and (12a) into one
set of equations which characterize the circuit
AV = diag
(
1TAT
)
U + I (29a)
cUcost +A
TU = diag(cT + 1TA)V (29b)
AeqV = beq (29c)
AineqV ≤ bineq (29d)
Iineq ≥ 0 (29e)
[AineqV − bineq]i [Iineq]i = 0,∀i ∈ I (29f)
cTV = 1T cUcost + Icost, (29g)
where U , I , Icost and V are the unknowns. The voltage of
the cost node, Ucost, is set externally.
B. Circuit passivity
We are interested in showing that the general circuit in
Fig. 5 is a passive system. First we swap the diode and
the resistor in Fig. 3 to obtain a basic inequality circuit as
shown in Fig. 6. It is simple to prove that this swap yields
an equivalent electric circuit. Next, we examine an N-port
resistor network that includes all the resistors of the original
circuit shown in Fig. 5, including the negative resistances,
but not including the diodes nor the constant voltage sources
as shown in Fig. 7. The ports of the electric network is the
set of all nodes marked α in Fig. 6.
5Ri,n
Ri,k
Ri,1
Ui
− 1∑
k
1
Ri,k
Rj,1
Rj,k
Rj,n
Uj
V1
Vk
VN
− 1∑
k
1
Rj,k
Fig. 8: Subnetwork that connects nodes i and j, after
assuming that all other resistors are zero.
Proposition 1 (Network non-negativity): The resistance
network in Fig. 7 is equivalent to a resistance network with
non-negative resistors.
Proof: [Proof of non-negativity proposition] Our goal is
to obtain a lower bound of an equivalent resistance between
any two ports. From Fig. 7 we see that a sub-network that
connects two ports consists of two negative resistances —
one for each port, and a mesh of positive resistors between
them. We want to find an equivalent resistance, that exist
according to the Thevenin theorem [11]. Let Ui and Uj
be the two nodes in question. Next, motivated by a fact
that replacement of any of positive resistances with a zero
resistance may only reduce the total equivalent resistance,
we make a conservative assumption that all the resistors
in this network, excluding resistors directly connected to
negative resistors of the Ui and Uj nodes, are zero, thus
Rk,l = 0,∀k, l s.t. k 6= i, j. In this case all variables nodes
have the same potential. This sub-network is illustrated in
Fig. 8. The equivalent resistance of this network is zero, since
according to (6) the negative resistance is constructed to be
equal to the negative of parallel combination of other node
resistances. For the Ucost cost port (which does not have the
negative resistor), the equivalent resistance is strictly greater
than zero. Therefore, the equivalent resistance between any
two ports is at least zero.
C. Equivalence of the optimization problem and the electric
circuit
We consider the following assumptions.
Assumption 1: The LP (1) is feasible and that the set of
primal optimal solutions is bounded.
Assumption 2: The dual of LP (1) is feasible and that the
set of dual optimal solutions is bounded.
Assumption 3: In the LP (1), G is non-negative, 1TG > 0
and 1TGT > 0.
Theorem 1 (circuit equivalence): Let Assumptions 1-3
hold. Then, there exists U critcost, such that a solution V
∗ to (29)
is also an optimizer of the LP (1) for all Ucost ≤ U critcost.
Remark 4: As explained earlier, the assumption on the
non-negativity of G in Theorem 1 is not restrictive. Also,
1TG > 0 and 1TGT > 0 are always satisfied for LP
problems without zero rows or zero columns.
Remark 5: In Theorem 1 we require that the sets of primal
optimal and dual optimal solutions are bounded. This can be
guaranteed if the primal feasible set is bounded and linear
independent constraint qualification (LICQ) holds.
The theorem will be proven in the following way: first we
claim that the equations (29a)-(29f) have a solution when
no cost function is present (c = 0); second, we show that
there exists U critcost such that any solution to (29) is also an
LP solution; third, we show that for all Ucost ≤ U critcost any
solution to (29) is also an LP solution.
Consider an electric circuit, that consists of constraint
sub circuits and no cost sub circuit. This electric circuit is
characterized by (29a)-(29f) with c = 0.
Lemma 1 (Existence of solution to a no-cost circuit):
Let Assumption 1 hold. Assume that A is non-negative,
1TA > 0 and 1TAT > 0. Then, the equations (29a)-(29f)
have a solution when c = 0.
Proof: First we rearrange (29a)-(29f). Equation (29a)
can be split into an equality and inequality parts
Aeq = diag
(
1TATeq
)
Ueq + Ieq (30)
Aineq = diag
(
1TATineq
)
Uineq + Iineq. (31)
Equation (29b) can be rewritten as
ATeqUeq +A
T
ineqUineq = diag
(
1TA
)
V. (32)
Therefore, (29a)-(29f) can be written as
AeqV = diag
(
1TATeq
)
Ueq + Ieq (33a)
AineqV = diag
(
1TATineq
)
Uineq + Iineq (33b)
ATeqUeq +A
T
ineqUineq = diag
(
1TA
)
V (33c)
AeqV = beq (33d)
AineqV ≤ bineq (33e)
Iineq ≥ 0 (33f)
(AineqV − bineq)i Iineqi = 0, ∀i ∈ I. (33g)
Next, consider the following quadratic program (QP)
min
V
V TQV
s.t. AeqV = beq (34a)
AineqV ≤ bineq, (34b)
This problem has a finite solution for any Q because the
feasibility domain is bounded and not empty. The value of Q
will be selected later. We use this problem to find a solution
to (29a)-(29f). KKT is a necessary optimality condition for
problems with linear constraints (Theorem 5.1.3 in [12]),
therefore, there exist V ?, µ?, λ? which satisfy the KKT
conditions
ATeqµ
? +ATineqλ
? +QV ? = 0 (35a)
AeqV
? = beq (35b)
AineqV
? ≤ bineq (35c)
λ? ≥ 0 (35d)
(AineqV
? − bineq)iλ?i = 0, i ∈ I, (35e)
where µ? and λ? are the dual variables.
6We choose Q and use µ?, λ? and V ? to compute U?eq,
U?ineq, I
?
eq and I
?
ineq
Q = diag
(
1TA
)−ATeq diag (1TATeq)−1Aeq
−ATineq diag
(
1TATineq
)−1
Aineq (36a)
I?eq = diag
(
1TATeq
)
µ? (36b)
U?eq = diag
(
1TATeq
)−1
AeqV
? − µ? (36c)
I?ineq = diag
(
1TATineq
)
λ? (36d)
U?ineq = diag
(
1TATineq
)−1
AineqV
? − λ?. (36e)
Note that diag
(
1TATineq
)
and diag
(
1TATineq
)
are invertible
and positive from the assumptions of Lemma 1. Equa-
tions (36) are combined with (35) to get
AeqV
? = diag
(
1TATeq
)
U?eq + I
?
eq (37a)
AineqV
? = diag
(
1TATineq
)
U?ineq + I
?
ineq (37b)
ATeqU
?
eq +A
T
ineqU
?
ineq = diag
(
1TA
)
V ? (37c)
AeqV
? = beq (37d)
AineqV
? ≤ bineq (37e)
I?ineq ≥ 0 (37f)
(AineqV
? − bineq)iIineq?i = 0, i ∈ I. (37g)
Equations (37) have a solution and are identical to (33).
Therefore, there exist V ?, U? and I? solving (29a)-(29f)
when c = 0.
Our next goal is to show that there exists a Ucost such
that circuit solution is also an LP (1) solution. To show this
we concatenate the primal problem (1) with a corresponding
dual problem [13]
max
λ
bTλ (38a)
s.t. [ATeq A
T
ineq]λ = c (38b)[
0 I|I|
]
λ ≥ 0, (38c)
where I|I| is an identity matrix of size equals to number
of inequality constraints. We create the following feasibility
problem
min
λ,V
0 (39a)
s.t. AeqV = beq, AineqV ≤ bineq (39b)
[ATeq A
T
ineq]λ = c,
[
0 I|I|
]
λ ≥ 0 (39c)
cTV + bT−λ+ b
T
+λ− = 0, λ+ λ− = 0, (39d)
where b+ and b− are the absolute values of the positive
and the negative components of b and λ− equals to −λ. Note
that (39d) is equivalent to cTV = bTλ.
Remark 6: From the Assumption 3 and from the structure
of (39d), it follows that the matrix of equality and inequality
constraints has non-negative coefficients and non-zero rows
and columns.
All feasible points of problem (39) are primal (1) and
dual (38) optimal solutions [13].
Problem (39) is solved by the circuit shown in Fig. 9. This
circuit contains two parts: the primal and the dual circuits,
each has the general form as in Fig. 5 and consists of equality
V1
α
λm
A
AT
Dual
Primal
VN
λ1
cT
bT
[
0 I|I|
]
Fig. 9: Circuit that implements the primal-dual feasibility
problem. Primal and dual constraints are separated. Primal
and dual parts are connected only via zero duality gap
constraint. For compactness, b+ and b− are represented as b
and λ− is embedded in λ.
and inequality sub circuits corresponding to constraints of the
primal and dual problems. Note that no cost circuit is present
in the primal and in the dual circuit. Instead, those circuits
are connected by equality sub circuit that corresponds to the
zero duality gap constraint (39d).
Proposition 2: Let Assumptions 1-3 hold. The circuit in
Fig. 9 admits a solution. Moreover, for any circuit solution,
the voltages V of the variable nodes are a solution to the
original LP (1).
Proof: The circuit in Fig. 9 consists only of equality and
inequality sub circuits. As shown in sections III-A and III-
B the variable nodes voltages must satisfy the associated
equality or inequality constraints and thus equations (39).
The feasible set of problem (39) is the set of all primal
optimal and dual optimal variables of problem (1). This
feasible set is bounded by assumption. This fact and the
results from Remark 6 imply that all the assumptions of
Lemma 1 are satisfied. We conclude that the circuit admits
a solution. Moreover, every solution must be a solution of
the original LP (1), because it satisfies simultaneously dual
and primal problems with zero duality gap [13].
In the circuit shown in Fig. 9, the dual and the primal
circuits are connected with a single wire that has some
voltage when the circuit settles. We call this voltage U critcost .
Lemma 2 (Exists U critcost ): Let Assumptions 1-3 hold.
Consider the circuit in Fig. 5 and its corresponding equa-
tions (29). A solution V ∗ to (29) with Ucost = U critcost is an
optimizer of the LP (1).
Proof: If a voltage equals to U critcost is applied externally
to the wire that connects the primal and the dual parts (at
point α in Fig. 9), we can remove the dual circuit without
affecting the primal one. Therefore, the circuit in Fig. 5
admits the same solution as the primal circuit in Fig. 9.
To complete the proof of Theorem 1 we need to show
that for any voltage Ucost ≤ U critcost the circuit will continue to
yield the optimal solution. Assume that Ucost is perturbed by
7∆Ucost from the value U critcost . We denote perturbed values
in variable voltages V and the cost current Icost as ∆V
and ∆Icost. Next, we examine the Thevenin equivalent resis-
tance [11] as seen from the cost node. From Proposition 1 we
already know that this resistance is non-negative, but more
can be said for the cost node. Refer to Fig. 8 showing a
subnetwork connecting two arbitrary nodes. When one of the
nodes is the cost node, it does not have one of the negative
resistances, therefore, the the total resistance, Rtotal, which
can be seen from this node is at least all the cost resistances
in parallel
Rtotal ≥ 1∑n
i=1 ci
. (40)
From (29g) follows that
cT∆V =
(
n∑
i=1
ci
)
∆Ucost + ∆Icost. (41)
Using the total equivalent resistance we know that
∆Icost = −∆Ucost
Rtotal
. (42)
Combination of (41), (42) and (40) yields
cT∆V
∆Ucost
=
n∑
i=1
ci − 1
Rtotal
≥ 0. (43)
The equation (43) states that the change in cost value must
have the same sign as the change in ∆Ucost. Therefore,
when Ucost is decreased the cost must decrease or stay
the same. However, the cost cannot decrease, since it is
already optimal. Therefore the cost must remain constant,
and the circuit holds solution to the problem (1) for any
Ucost ≤ U critcost . This result completes the proof of Theorem 1.
V. EXAMPLE APPLICATIONS AND EXPERIMENTAL
RESULTS
This section presents three examples where the approach
proposed in this paper has been successfully applied. In the
first example an LP is solved by the proposed electrical
circuit simulated by using the SPICE [14] simulator. In the
second example an analog LP is used to control a linear
system by using Model Predictive Control. In the third
example an experiment is conducted by realizing the circuit
for a small LP with standard electronic components.
A. Linear Programming
We demonstrate capability of the method by solving an
LP problem. The problem is a randomly generated and it
has 120 variables, 70 equality constraints and 190 inequality
constraints. In order to simulate parasitic effects of real
circuit inductance values of 100nH are assumed for the
wires, that roughly corresponds to inductance of 10 cm long
wire.
The convergence of the electric circuit is shown in Fig. 10.
The time scale in this example is determined by the selected
value of parasitic inductance. The circuit transient can be
partitioned to two phases. During the first 200µs rapid
Fig. 10: Example of LP solution. The upper plot shows
solution variables in time. The lower plot shows the cost
function value.
convergence to a solution close to the optimal one can be
observed. Afterwards, at about 500µs the circuit converges to
the true optimum value. Typical accuracy achieved in analog
electronics is in the order of 0.5% of the dynamic range. The
longer convergence time is not of practical interest, because
the difference between the immediate cost value and the true
optimal one is less than the accuracy that is expected from
analog devices.
B. MPC example
This example demonstrates the implementation of a model
predictive controller with an LP analog circuit. For this
example we work with the dynamical system dxdt = −x+ u,
where x is the system state and u is the input. We want x
to follow a given reference trajectory, while satisfying input
constraints. The finite time optimal control problem at time
t is formulated as
min
u0...un−1
N∑
i=1
|x(i)− xref (i)| (44a)
xi+1 = xi + (ui − xi)δ, i = 0, . . . , N (44b)
− 1.5 ≤ ui ≤ 1.5, i = 0, . . . , N (44c)
x0 = x(t) (44d)
where N is the prediction horizon, xref (i) is the reference
trajectory at step i, δ is sampling time and x(t) is the initial
state at time t. Only the first input, u0, is applied at each
time step t.
With N = 16, the LP in (44) has 96 variables, 63 equality
constraints and 49 inequality constraints. An electric circuit
that implements system dynamics together with the circuit
that implements the MPC controller were constructed and
simulated using SPICE. The voltage value representing the
system state was measured and enforced on the x0 node of
the LP. The optimal input value u0 was injected as input
to the simulated system dynamics. Fig. 11 shows the closed
loop simulations results. Notice the predictive behavior of the
closed loop control input and the satisfaction of the system
constraints.
In order to demonstrate system performance for imperfect
analog devices, another simulation result with 1% random
Gaussian error in values of resistors is presented on the same
Fig. 11. There is no significant change in system behavior.
8Fig. 11: Example of MPC implementaion. Solid lines rep-
resent nominal controller, dashed lines represent controller
implemented with random 1% error of analog devices.
TABLE I: Experimental and theoretical results (in parenthe-
sis) for LP solution.
cost direction x1 (exact) x2 (exact)
1 1 4.996 (5.0) 4.99 (5.0)
-1 1 7.002 (7.0) 5.005 (5.0)
-1 -1 -7.012 (-7.0) -4.98 (-5.0)
1 0 6.976 (7.0) 0.005 (0.0)
C. Hardware implementation example
We implemented a small LP using standard electronics
components. The same problem was realized by Hopfield [2]
and Chua [3]. The LP is defined as follows
min
x1,x2
cT [x1 x2]
T
s.t.
5
12
x1 − x2 ≤ 35
12
, 52x1 + x2 ≤ 352
−x1 ≤ 5, x2 ≤ 5 (45)
where c is a cost vector, that is varied to get different
solution points. The circuit was realized using resistors of
1% accuracy, operational amplifiers (OP27) for the negative
resistance and comparator (LM311) together with the switch
(DG201) to implement functionality of an ideal diode .
Various values for the cost function c and test results are
summarized in Table I. Table I shows that the experimental
results are accurate up to 0.5%. The circuit reaches an
equilibrium 6 µs after the cost voltage was applied. The
convergence time is governed by a slew rate of the OP27
that is limited to 2.8 V/µs.
VI. CONCLUSION
In this paper we presented an approach to design an
electric analog circuit that is able to solve a feasible Linear
Program. The method is used to implement and solve MPC
based on linear programming. We present simulative and the
experimental results that demonstrate the effectiveness of the
proposed method.
The reported LP solution speed of 6 µs is faster than
any result that was previously reported in the literature,
and may be significantly decreased further by selecting
faster components or implementing the design using faster
technology, such as custom VLSI design or FPAA device.
The circuit analysis is at steady state. The theory of
Linear Complimentary system [15] can be used to study
the dynamic circuit behavior. This is a subject of ongoing
research. Future research directions include solution of larger
problems, possible expansion the method to solution of
quadratic programming (QP) and solutions to the optimal
circuit design.
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